

SWITCHED BANDGAP REFERENCE CIRCUIT

Field of the invention

The present invention relates to bandgap reference circuits and in particular to a
 5 switched bandgap reference circuit. The invention more particularly relates to a switched
 bandgap reference circuit that minimizes the variation in the circuit output arising from
 parasitic capacitance effects. A bandgap circuit including a curvature correction scheme is
 also included within the field of the invention.

Background of the invention

Bandgap reference circuits are well known in the art and are used to provide a stable
 voltage output that is independent of temperature fluctuations. Bandgap reference circuits
 may be provided in a continuous and switched configuration, the two differing in that the
 continuous arrangements are circuits not including switching arrangements. An example of a
 15 switched arrangement is U.S. Patent No. 5,059,820 assigned to Motorola which by time
 multiplexing two or more current sources to source current to a single bipolar transistor
 claims to achieve a more stable base emitter voltage as an input for a switched capacitor
 bandgap reference circuit. A further example of such known circuits is provided in U.S.
 Patent No. 5,867,012 of Michael Tuthill, co-assigned to the assignees of the present
 20 invention, the content of which is incorporated herein by reference.

Referring to Figure 1, which is equivalent to Figure 4 of the '012 patent but explicitly
 details the inherent parasitic capacitances (C_p) present in the circuit, one of the key
 advantages of this circuit is that it reduces the value of the capacitance C_1 by a factor of $2x$
 by using a compounded switching scheme. This is achieved by using two bipolar devices,
 25 thereby doubling the difference in base emitter voltage, ΔV_{eb} , generated. The switching
 scheme can be summarised as operating in two different phases (ph1 and ph2), and in each
 phase the current applied to the transistors Q1 and Q2 differs:

during a first phase, ph1: $I(Q2)=I$ and $I(Q1)=N*I$ and

30 during a second phase: ph2, $I(Q2)=N*I$ and $I(Q1)=I$.

The effect of this switching is that the voltage at the negative input of the op-amp
 changes between the clock phases ph1 and ph2 by a value approximately equal to

(kT/q)($\ln(N)$) where k is Boltzmann's constant, T is the absolute temperature in Kelvin, q is the charge on an electron and N is the current density ratio. This switching introduces a sensitivity to the parasitic capacitance (C_p) on the negative input node of the amplifier. The sensitivity introduces an error into the output of the circuit and makes the circuit less tolerant to manufacturing variations.

To understand the effect of the parasitic capacitance on the output of the circuit of Figure 1, the following analysis can be used in both clock phases to determine the output voltage (V_{out}).

$$\Delta V_{eb1} = V_{eb1}(NI) - V_{eb1}(I) = [(kT)/q] \ln(N) \quad (1)$$

and

$$\Delta V_{eb2} = V_{eb2}(NI) - V_{eb2}(I) = [(kT)/q] \ln(N) \quad (2)$$

$$V_{out} = V_{eb2}(NI) + [C1/C2] * [\Delta V_{eb1} + \Delta V_{eb2}] + [C_p/C2] * \Delta V_{eb2} \quad (3)$$

Assuming that $\Delta V_{eb1} = \Delta V_{eb2} = \Delta V_{eb}$ then to a first order approximation,

$$V_{out} = V_{eb2}(NI) + \Delta V_{eb} * [2 * C1 + C_p] / C2 \quad (4)$$

The last term in equation 4 is a parasitic induced error term arising from the capacitance associated with the parasitic capacitor C_p . While $C1$ can be reduced somewhat to account for C_p , the variation arising from manufacturing processes cannot easily be accounted for. There is, therefore, a need to provide a switched capacitor bandgap circuit that is adapted to compensate for the parasitic capacitance inherent in such circuits.

A further problem that arises in bandgap circuits arises from a curvature in the output voltage verses temperature. As can be seen from Equation 4, the output of a bandgap circuit is formed from the sum of two components: the first being a proportional to absolute temperature (PTAT) component arising from the difference in base emitter voltages of two bipolar transistors operating at different current densities and the second attributable to the base emitter voltage of a bipolar transistor. This latter component contributes the curvature and arises from the transistor $q2$ in Figure 1. Although not shown in equation 4, as well as the linear relationship provided by the first term of equation 4, the base emitter voltage also exhibits a second order non-linear temperature relationship term, which is commonly called

temperature curvature. This non-linear term is commonly represented by the term $K_1 \cdot T \ln T$, where K_1 is a constant and T is the absolute temperature. In order to provide a voltage reference that is entirely temperature stable over the range, it is preferable that this $T \ln T$ term should be compensated. It is well known that by reducing the curvature that it is possible to improve the performance of the bandgap reference, and it is desirable to achieve this reduction in curvature contribution without significantly redesigning the circuit of Figure 1. In addition it would be preferable to provide a solution that is both area efficient and has low power requirements. Typically, it is known to compensate for the curvature or bow effect by introducing a complementary term of opposite sign to the $T \ln T$ term so as to effectively cancel out the effect of the $T \ln T$ term. U.S. Patent No. 5, 352, 973 of Audy details examples of known curvature correction schemes, as does "A new curvature-corrected bandgap reference" *IEEE JSSC*, vol. SC-17, No.6, December 1982, the contents of both being incorporated by reference. Although these circuits are applicable and useful for the environments in which they are described it would be useful to have an implementation specifically suitable for the switched capacitor configuration of Figure 1.

There is therefore a need for a circuit that is adapted to compensate for the inherent parasitic capacitance that is present in switched capacitor bandgap reference circuits. There is a further need to provide a curvature correction scheme that is both easy to implement has low power requirement and does not occupy much area on a die.

Summary of the invention

These and other needs are addressed by circuits in accordance with the present invention. In a first embodiment, a circuit is provided which is adapted to compensate for the inherent parasitic capacitance which is implicit in switched capacitor circuits. By shielding the parasitic capacitance to a common node of the circuit and then connecting this shield to a voltage source that tracks the voltage change at the input to an amplifier, the present invention provides a bootstrapping effect that enables a minimisation of the effect of the parasitic capacitance. The invention also provides a circuit that is adapted to compensate for curvature in the output of a switched capacitor bandgap reference. By utilising a bipolar transistor stack, the present invention provides a complimentary $T \ln T$ voltage term, which is superimposed with the PTAT voltage at the output of the circuit, thereby compensating for the bow effect that is present at the output.

Accordingly, a first embodiment of the invention provides a switched capacitor bandgap reference circuit comprising: a first transistor adapted to operate at a first current density so as to provide a first transistor output, second transistor adapted to operate at a second current density so as to provide a second transistor output, a switched capacitor amplifier including a capacitor network, the amplifier providing an output based on the difference between the first and second transistor outputs, a capacitor shield adapted to shield said capacitor network, and a voltage driving circuit coupled to said capacitor shield, the voltage driving circuit being adapted to drive said shield to the voltage of one of the transistor outputs.

The capacitor network desirably includes at least two capacitors, a first capacitor coupled to an inverting input of the amplifier and a second capacitor provided in a feedback loop between the output of the amplifier and the inverting input. The first and second capacitors are provided with an interconnect therebetween, and the circuit preferably additionally comprises an interconnect shield adapted to shield said interconnect. The interconnect shield is preferably also coupled to a voltage driving circuit, the voltage driving circuit being adapted to drive said shield to the voltage of one of the transistor outputs. The driving circuit coupled to the interconnect shield and the driving circuit coupled to the capacitor shield are normally the same circuit. Similarly, the capacitor shield and the interconnect shield are normally provided by the same shield. Such sharing of both driving circuit and shields serves to ease the design of such circuits.

The capacitors are typically provided by at least two layers in a multi-layer structure, the at least two layers being formed one above the other and being separated from one another, the capacitor shield being formed as a layer above the upper layer of the capacitor structure. The interconnect may also be provided by a layer within a multi-layer structure.

The interconnect layer may be provided in a sandwich arrangement, being shielded above and below by layers of the multi-layer structure.

Two or more layers of the multilayer circuit may be coupled to one another, thereby being provided at the same potential, these layers providing at least one of the capacitor shield or interconnect shield.

The circuit may further include a switching device coupled to the second capacitor and provided in the feedback loop between the amplifier output and its inverting input. In such

an embodiment, an interconnect between the second capacitor and the switching device may also be shielded with the interconnect shield.

When formed using a multi-layer structure, at least one of the layers in the multi-layer structure is desirably a metal layer. Alternative embodiments may provide for at least one of the layers in the multi-layer structure to be formed from polysilicon material.

The amplifier output of the circuit is desirably a combination of a proportional to absolute temperature (PTAT) voltage provided by the difference in base emitter voltages between the two transistors and a voltage provided by the base emitter voltage of one of the transistors. The capacitor network typically includes a first capacitor coupled to the negative input of the amplifier and a second capacitor provided in a feedback loop between the output of the amplifier and the negative input of the capacitor and the PTAT voltage is scaled by a value proportional to the ratio of the values of the first and second capacitors.

The base emitter voltage of one of the transistors includes a second order $T \ln T$ term, the $T \ln T$ term contributing a curvature effect at the output of the amplifier and in certain embodiments of the invention the circuit further includes curvature correction components, the curvature correction components adapted to provide a complimentary $T \ln T$ voltage term which is superimposed at the output of the amplifier so as to compensate for any bow effect arising from the second order $T \ln T$ term of the base emitter voltage of one of the transistors. Such curvature correction components may be coupled to the inverting input of the amplifier.

When including curvature correction components, a third capacitor may be provided, the third capacitor being provided in the path between the inverting input of the amplifier and the curvature correction components.

As with the above mentioned embodiments, where a third capacitor is provided an interconnect between the third capacitor and the inverting input may also be shielded, the shield being coupled to a voltage driving circuit, the voltage driving circuit being adapted to drive said shield to the voltage of one of the transistor outputs.

Preferably, the curvature correction components may be switchably coupled to the amplifier. This enables a configuration of the circuit to include or omit the feature of curvature correction.

The voltage driving circuit of the invention typically includes a transistor configured as a voltage follower, the transistor being coupled to a current source and ground or reference

potential, the gate of the transistor being coupled to one of the transistors operating at different current densities.

The invention also provides in certain embodiments a switched capacitor bandgap reference circuit including an amplifier having a first capacitor coupled to its inverting input and a second capacitor provided in a feedback loop from the output to the inverting input, 5 each of the capacitors being formed from a stack arrangement, the stack including first and second layers located one above the other and having a shield located thereabove, the circuit additionally including a first and a second bipolar transistor, the transistors adapted to operate at different current densities and being switchably coupled to the inverting and non-inverting 10 inputs of the amplifier such that, in use, a switching operation effects the generation of a difference in base emitter voltage, ΔV_{eb} , between the two transistors which when coupled to a base emitter voltage of the first transistor generates at the output of the amplifier a voltage reference, and wherein a voltage follower is additionally provided, the voltage follower being coupled to the shield of the capacitors and being further adapted to track voltage changes at 15 the amplifier input, thereby bootstrapping the shield of the capacitors to the first transistor and minimizing the effect of parasitic capacitances.

The voltage follower is typically a high impedance device and usually is provided as a MOSFET device.

In further embodiments of the invention a switched capacitor bandgap reference 20 circuit is provided, the circuit including an amplifier having a first capacitor coupled to its inverting input and a second capacitor provided in a feedback loop from the output to the inverting input, the circuit additionally including a first and a second bipolar transistor, the transistors adapted to operate at different current densities and being switchably coupled to the inverting and non-inverting inputs of the amplifier such that, in use, a switching operation 25 effects the generation of a difference in base emitter voltage, ΔV_{eb} , between the two transistors which when coupled to a base emitter voltage of the first transistor generates at the output of the amplifier a voltage reference, the voltage reference being a combination of a proportional to absolute temperature (PTAT) voltage provided by the difference in base emitter voltages between the two transistors and a voltage provided by the base emitter 30 voltage of the first transistor, the voltage provided by the base emitter voltage of the first transistor having first and second order contributions and wherein the circuit additionally comprises curvature correction components, the curvature correction components being

coupled to the inverting input of the amplifier and adapted to provide a complimentary voltage to the second order contribution of the first transistor so as to compensate for any bow effect arising from the second order contribution.

The ratio of the values of the first and second capacitors may be used to determine a scaling of the PTAT voltage.

In certain embodiments curvature correction components may be coupled to the inverting input via a third capacitor, and if coupled they may alternatively be switchably coupled to the inverting input.

These and other features of the present invention will be better understood with reference to the following drawings.

Brief description of the drawings

Figure 1 is a schematic of a switched capacitor circuit in accordance with the prior art.

Figure 2a is a top view of a practical implementation of a capacitor as implemented in an integrated circuit.

Figure 2b is a cross-section of the structure of Figure 2a.

Figure 3 is a circuit in accordance with a first embodiment of the present invention.

Figure 4 is a side view of an interconnect arrangement,

Figure 5 is a simulation result showing the type of improvement that is achievable using the implementation of the present invention.

Figure 6 shows a modification to the circuit of Figure 3, including circuitry adapted to compensate for curvature in the output of the reference circuit.

Figure 7 is a detail of the curvature correction circuitry of Figure 6.

Figure 8 is a simulation result showing examples of the output of the circuit of the present invention verse temperature.

Detailed description of the drawings

Figure 1 has been described with reference to the prior art.

Figures 2a and 2b show an example of how a capacitor of Figure 1 would be implemented traditionally in a multi-layer structure. Each of the layers are formed from either a polysilicon or metal layer, the number of which and arrangement relative to one another being determined by the application of the circuit. The layout shown is typically how

either C1 or C2 of Figure 1 would have been formed, and more information can be found in Chapter 17 of "Design of Analog CMOS Integrated Circuits" International Edition 2001 as published by McGraw Hill. If we firstly address the problem of the contribution of the inherent parasitic capacitance, it is useful to understand how this arises. Each of the capacitors C1/C2 are provided by a bottom-plate of poly1 material (B) and a top-plate of poly2 material (T). The terminals of the capacitor are the connections to these plates. The top-plate gets connected to the negative input to the amplifier. Using conventional techniques, up to 7 or 8 metal layers can be provided on top of the top poly layer

The bulk of the parasitic capacitance (C_p) arises from an interaction between the top-plate and surrounding surfaces. To minimize the variability of this capacitance from the effects of packaging, etc., it is common practice to use a metal "shield" to cover the capacitor structure, and to connect this shield to ground. While this solution gives a more predictable amount of parasitic capacitance, it does, however, increase the size of the parasitic. The other main additional parasitic contributions of this circuit are due to the interconnect layer which connects C1 to C2 to the MOS device M7 and to the op-amp negative input.

The present invention addresses this problem by using an arrangement as provided in Figure 3. Figure 3 is the same as Figure 1 bar the inclusion of a source follower arrangement including a current source, I_s , coupled to a MOS device MS. The source of MS is coupled to the negative input of the amplifier and the gate is coupled to the emitter of q2 and the positive input of the amplifier. The drain is coupled to ground. It will be appreciated that rather than connecting the "shield" to ground (as was discussed as with reference to Figure 2), it is now connected to a voltage that is bootstrapped from the emitter of q2 using the source follower MS and I_s . This has the effect of significantly minimizing the effect of the parasitic capacitance. In operation, the "shield" node of both the metal over the capacitors and the interconnect shield are tied to the output of the source follower, node s1. When the voltage on the emitter of transistor q2 ($q2_e$) changes, such change arising from the normal switching activity of the switched capacitor bandgap reference that is Figure 3, the voltage on node s1 tracks this change with an accuracy that is determined by the follower. Any offset in the

follower will be cancelled due to the auto-zero process of the switching. The error term of equation 4 now becomes:

$$[C_p/C_2]*(\Delta V_{eb2}-\Delta V_{s1}) \quad (5)$$

5

where ΔV_{s1} is the change in voltage at the source follower output node s1. The source follower should be chosen as a high impedance device so that DC current is not taken by it from transistor q2. Therefore, it is desirable that it is provided by a MOSFET device. The voltage follower and constant current source together provide a voltage driving circuit which
10 is adapted to drive said shield to the voltage of the emitter of transistor q2.

As shown in Figure 4, where top 405 and bottom shields 410 are connected together using vias 415 or contacts, the interconnect connection to the negative input of the amplifier is shielded as well. The signal carrying layer 420 is sandwiched between two additional
15 layers that connect together at node s1 of Figure 3. Using the multiple metal layers available, one can also couple each of the interconnects. This achieves the introduction of a floating leg but although it will be appreciated that these layers can be connected as convenient, if the interconnects are also to be coupled at least three interconnect layers must be available. For example these could be met1-met2-met3 or poly1-met1-met2 etc., the only caveat being that
20 the middle layer of the three layers should be connected in each case to the negative input of the amplifier. Typically, the routing layer needs to be maintained and in a three layer metal process, the poly1 layer can be used as the routing layer. It will be appreciated that a poly layer is normally not used as a routing layer, as the properties of metal layers are better suited for routing signals.

25 The performance of the circuit of Figure 3 was simulated and the results are shown in Figure 5. It will be appreciated that a reduction in the output change due to the parasitic capacitance C_p of about 50 times is achieved.

Figures 6 and 7 show circuitry that may be included with that of Figure 3 so as to compensate for curvature in the output of the bandgap reference. An additional capacitor C3
30 is coupled to switches m8 and m9, which enables a selective switching of curvature correction components such as those shown in the curvature correction configuration of block 600 into the circuit of Figure 3. Details of the block 600 are shown in Figure 7 where it will

be seen that pmos devices m2, m3 and m6 form a current mirror which mirrors the bias current I_x into the bipolar transistor stack q3 and q4. Additional MOS devices m1, m4, m5, m8, m9 and m12 are provided in a cascode arrangement so as to improve the performance of the mirror. The current I_x or I_y may be trimmed as necessary to improve the performance of the circuit.

If the operating currents of the bipolar transistors are chosen such that I_x is PTAT and I_y is CTAT then a compensating curvature, i.e., a $T \ln T$ term of opposite sign to the $T \ln T$ term generated as a second order feature of the base emitter voltage of q2, can be generated to effectively cancel the effect of the curvature introduced by q2. It will be appreciated that different flavours of the current mixture can be provided to produce varying amounts of curvature correction, and that this term can be scaled by the choice of the value of the capacitor C3.

The output voltage V_{out} of the circuit of Figure 6 is given by:

$$V_{out} = V_{eb2}(NI) + [C1/C2] * [\Delta V_{eb1} + \Delta V_{eb2}] + [C3/C2] * [\Delta V_{eb2} + V(q4_e) - V(q5_e)] \quad (6)$$

Assuming that $\Delta V_{eb1} = \Delta V_{eb2} = \Delta V_{eb}$, then the output voltage, V_{out} , can be given by:

$$V_{out} = V_{eb2}(NI) + \Delta V_{eb} * [2 * C1 + C3]/C2 + [C3/C2] * [V(q4_e) - V(q5_e)] \quad (7)$$

This curvature correction term is generated by taking the difference of the two base emitter voltages of q3/q4 and q5/q6 and scaling the voltage using the capacitor ratio $C3/C2$. It will be appreciated that by using a BJT stack the total capacitor area is minimized.

It will be understood that what has been described herein is a switched capacitor bandgap reference circuit which has improved characteristics and performance relative to the prior art. In a first embodiment a configuration has been shown whereby capacitors and interconnects between the capacitors are shielded and the shields are bootstrapped to a voltage driving circuit so as to minimise the effect of any parasitic capacitance within the circuit. In another embodiment, a prior art bandgap reference circuit is improved by incorporation of circuitry adapted to provided for curvature correction. Although the present

invention has been described with reference to specific embodiments and figures it will be appreciated that components from one figure may be interchanged with those of other figures and it is not intended to limit the present invention to any one specific embodiment except as may be deemed necessary in the light of the appended claims.

- 5 The words comprises/comprising when used in this specification are to specify the presence of stated features, integers, steps or components but does not preclude the presence or addition of one or more other features, integers , steps, components or groups thereof.